Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

Page Path

1
results for

"Process optimization"

Keywords

Publication year

Authors

"Process optimization"

A Study on Optimizing Unit Process Ring Pattern Design for High Voltage Power Semiconductor Device Development
Gyu Cheol Choi, Duck-youl Kim, Bonghwan Kim, Sang Mok Chang
J Electr Electron Mater 2023;36(2):158-163.   Published online March 1, 2023
DOI: https://doi.org/10.4313/JKEM.2023.36.2.8
Recently, the global demands for high voltage power semiconductors are increasing across various industrial fields. The use of electric cars with high safety and convenience is becoming practical, and IGBT modules of 3.3 kV and 1.2 kA or higher are used for electric locomotives. Delicate design and advanced process technology are required, and research on the optimization of high-voltage IGBT parts is urgently needed in the industry. In this study, we attempted to design a simulation process through TCAD (technology computer-aid design) software to optimize the process conditions of the fielding process among the core unit processes for an especial high yield voltage. As well, the prior circuit technology design and a ring pattern with a large number of ring formation structures outside the wafer similar to the chip structure of other companies were constructed for 3.3 kV NPT-IGBT through a unit process demonstration experiment. The ring pattern was designed with 21 rings and the width of the ring was 6.6 μm. By changing the spacing between patterns from 17.4 μm to 35.4 μm, it was possible to optimize the spacing from 19.2 μm to 18.4 μm.
  • 8 View
  • 0 Download