Skip to main navigation Skip to main content
  • KIEEME

J Electr Electron Mater : Journal of Electrical and Electronic Materials

OPEN ACCESS
ABOUT
BROWSE ARTICLES
EDITORIAL POLICIES
FOR CONTRIBUTORS

저전압 감지회로에 관한 연구

김필중

A Study on the Low Voltage Detection Circuit

Phil-jung Kim
J Korean Inst Electr Electron Mater Eng 2016;29(11):676-680.
Published online: November 1, 2016
  • 32 Views
  • 0 Download
  • 0 Crossref
  • 0 Scopus
prev next

This paper describes a low voltage detection circuit used in the semiconductor chips. The circuit was composed of a detection part of the CMOS structure as three stages and two inverters. The output of the low voltage detection circuit become to ‘high’ from ‘low’, when the power supply voltage falls below 80%. When the power supply voltage is 5 V, it was detected at 4 V point. The proposed low voltage detection circuit can be easily applied only by changing the resister and the capacitor without structural change in a wide range of power supply voltage.

Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:

Include:

A Study on the Low Voltage Detection Circuit
J Korean Inst Electr Electron Mater Eng. 2016;29(11):676-680.   Published online November 1, 2016
Download Citation

Download a citation file in RIS format that can be imported by all major citation management software, including EndNote, ProCite, RefWorks, and Reference Manager.

Format:
Include:
A Study on the Low Voltage Detection Circuit
J Korean Inst Electr Electron Mater Eng. 2016;29(11):676-680.   Published online November 1, 2016
Close